
4093B QUAD 2-INPUT NAND SCHMITT TRIGGER

GENERAL DESCRIPTION — The 4093B is a Quad 2-Input NAND Schmitt Trigger offering positive and negative threshold voltages, V_{T+} and V_{T-} which show very low variation with temperature (typically 0.0005 V/°C at $V_{DD} = 10$ V) and typical hysteresis, V_{T+} to $V_{T-} \ge 0.33~V_{DD}$. Outputs are fully buffered for highest noise immunity.

LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,


| SYMBOL | PARAMETER | | LIMITS | | | | | | | | | | | | |
|--------------------|--|------|-----------------------|-----|------|------------------------|-----|-----|------------------------|-----|------|-----------|-----------|---|--|
| | | | V _{DD} = 5 V | | | V _{DD} = 10 V | | | V _{DD} = 15 V | | | UNITS | TEMP | TEST CONDITIONS | |
| | | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | | | | |
| v _{T+} | Positive-Going Threshold Voltage | | 2.9 | 3.6 | 4.3 | 6.0 | 6.8 | 8.6 | 9 | 10 | 12.9 | V | ALL | VIN - VSS to VDD | |
| V _{T-} | Negative-Going Threshold Voltage | | 0.7 | 1.4 | 1.9 | 1.4 | 3.2 | 4.0 | 2.1 | Б | 6 | ٧ | ALL | VIN - VDD to VSS | |
| V _{T+} to | Hysteresis | | 1.0 | 2.2 | 3.6 | 2.0 | 3.6 | 7.2 | 3 | 5 | 8 | v | ALL | Guaranteed Hysteresis = V _{T+} Minus V _{T-} | |
| IDD | Quiescent XC Power | | | 1 | | | 2 | | | 4 | 110 | MIN, 25°C | | | |
| | | ower | | | 7.5 | | | 15 | | | 30 | МАХ | | All Inputs | |
| | Supply Current XM | Was | | | 0.25 | | | 0.5 | | | 1 | 410 | MIN, 25°C | at OV or VDD. | |
| | | MA | | | 7.5 | | | 15 | | | 30 | μA | MAX | | |

NOTES:

1. Additional dc characteristics are listed in this section under Fairchild 40008 series CMOS family characteristics.

| , | 2 | | | | | |
|--|----|----|----|----|----|---|
| A A | 10 | | | | | _ |
| (V _{T.} , V _{T.}) GUARANTEED TRIGGER THRESHOLD VOLTAGE-V | 8 | | | | | 1 |
| JARAHT HOLD YO | 6 | | 1 | 11 | | 1 |
| V _{T-}) GI | 4 | 1 | | | 77 | 7 |
| S Tr | 2 | 77 | 17 | 7/ | 14 | Y |

VDQ-POWER S




AC CHARACTERISTICS: SYMBOL

Propagation De **TPLH** PHL TTLH **Output Transit** THL


NOTE: Propagation Delays and Ou

FAIRCHILD CMOS • 4093B


GUARANTEED TRIGGER THRESHOLD VERSUS VDD




GUARANTEED HYSTERESIS VERSUS VDD




INPUT AND OUTPUT CHARACTERISTICS






 $V_{NML} = V_{IH(MIN)} - V_{OL} \simeq V_{IH(MIN)} = V_{T} + (MIN)$ $V_{NMH} = V_{OH} - V_{IL(MAX)} \simeq V_{DD} - V_{IL(MAX)} = V_{DD} - V_{T} - (MAX)$

AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS





AC CHARACTERISTICS: VDD as shown, VSS = 0 V, TA = 25°C

| SYMBOL | PARAMETER | LIMITS | | | | | | | | | | TEST CONDITIONS |
|------------------|-----------------------|-----------------------|-----|-----|------------------------|----------|-----|-----------------------|-----|----------|----------|----------------------------|
| | | V _{DD} = 5 V | | | V _{DD} ≈ 10 V | | | V _{DD} = 15V | | | UNITS | See Note 2 |
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | | 366 14016 2 |
| t _{PLH} | Propagation Delay | | 60 | 110 | | 25 25 | 60 | | 20 | 48 48 | ns ns | CL = 50 pF, RL = 200 kΩ |
| ¹ PHL | | | 60 | 135 | | 30 | 70 | - | 20 | 45 | ns | Input Transition |
| tTLH tTHL | utput Transition Time | | 60 | 135 | | 30 | 70 | | 20 | 45 | ns | Times < 20 ns |

NOTE:
Propagation Delays and Output Transitions Times are Grahically Described in Section Under Series CMOS Family Characteristics.